We proposed the hydrogenated amorphous silicon thin-film transistor (a-Si:H TFT) pixel electrode circuit with current-scaling function which is suitable for active-matrix organic light-emitting displays (AM-OLEDs). In contrast to the conventional current-mirror circuit, this circuit with the cascaded storage capacitors can provide a high data-to-organic light-emitting device (OLED) current ratio without increasing the a-Si:H TFT size. Moreover, since the number of signal line is reduced in the proposed pixel electrode circuit, the pixel electrode layout and the driving scheme can be simplified in comparison to previously reported cascade capacitor circuit. Finally, the proposed circuit can compensate for the threshold voltage variation of the driving TFT as well as the device geometric size mismatch and temperature effect.
Introduction
Over last several years, it was shown by several authors [1] [2] [3] that the current driving pixel electrode circuits are among the most desirable solutions for active-matrix organic light-emitting displays (AM-OLEDs). However, as display size and resolution increase, a large timing delay can be observed at a low data current and its importance increases with the display size. 4) To address this issue, several solutions have been proposed based on polycrystalline silicon (poly-Si) thin-film transistor (TFT) technology such as current-mirror circuit, 5, 6) series-connected TFT circuit, 7) and current-mirror circuit with acceleration control line. 8) We also proposed hydrogenated amorphous silicon (a-Si:H) TFT based current-scaling pixel electrode circuit to address this problem. 4) In this paper, we present an improved a-Si:H TFT current driving pixel electrode circuit with a enhanced current scaling function. A current mirror circuit with a cascaded storage capacitor is proposed here to achieve a high data-to-organic light-emitting device (OLED) current ratio without increasing TFT size in comparison with the conventional current mirror pixel circuit. At the same time, by removing one control signal line, this circuit has a much simpler pixel circuit layout and driving scheme than the previous cascade capacitor pixel electrode circuit.
Operation of the Proposed Current-Scaling Pixel
Electrode Circuit
The proposed current-driven pixel electrode circuit consists of two switching TFTs (T1 and T2), one mirror TFT (T4), one driving TFT (T3), and two storage capacitors (C ST1 , C ST2 ) connected between a scan line and ground with a cascade structure, Fig. 1(a) . The signals of V SCAN , I DATA , and V DD are supplied by the external drivers while the anode of OLED is connected to V DD . In comparison to the cascade capacitor current-scaling pixel electrode circuit reported previously, 4) by employing the current mirror TFT structure, the control signal line can be removed to simplify the pixel layout and driving scheme as well as to enable OLED to light up during ON-state even when top anode light-emitting device structure is used.
Here we define I OLED ON and I OLED OFF as the current flowing through OLED during the ON-and OFF-state, respectively. I OLED OFF is also defined as the scaled-down current from I OLED ON by the ratio of C ST2 =C ST1 . The pixel circuit operation mechanism can be described as follow: During the ON-state, V SCAN turns on the T1 and T2, and I DATA (¼ I OLED ON ) passes through T1 and T4 as the solid line shown in Fig. 1(a) , and sets up the voltage at T2 drain electrode (node A). At the same time, I DATA flows through T2 instantly enough to charge up the storage capacitor C ST1 and set-up the voltage at T4 gate electrode (node B) to allow I DATA passing through T4. Since I DATA is current source, the gate voltage of T4 is automatically set high enough to allow the fixed I DATA flowing through T1 and T4. In the pixel circuit operation, different from the conventional currentmirror circuit, the current-scaling is not controlled by the geometry ratio of the transistors but by the ratio of capacitors, T3 and T4 are designed to have the same geometries (W ¼ 150 mm and L ¼ 6 mm). The T1 size is set to be large enough (W ¼ 150 mm and L ¼ 6 mm) to reduce the voltage drop over T1 when V SCAN is on, while the T2 size is set to be small (W ¼ 10 mm and L ¼ 6 mm) to reduce the voltage drop due to the parasitic capacitance when V SCAN turns off. Since T3 and T4 are assumed identical in the ideal case and the gate bias (V B ON ) is common to both TFTs, the same amount of current (I DATA ) is expected to flow through OLED to T3 by V DD , which is expressed by,
where FE and C OX are field-effect mobility and gate oxide capacitance of T3, respectively. The V B ON will be stored in both C ST1 and C ST2 , and the voltage across C ST2 is V SCAN À V B ON . When the pixel changes from the ON-to the OFF-state, V SCAN turns off T1 and T2. Because C ST2 is connected between the scan line and the node B to form a cascade structure with C ST1 , the change of V SCAN will reduce V B ON to V B OFF due to the feed-through effect of the capacitors. V B OFF can be derived from the charge conservation theory 9) and is given by
where C OV T2 , C OV T3 , and C OV T4 are the over-lapped capacitances between source-and-drain and gate of T2, T3, and T4, respectively. Their values used in the simulation are calculated as 50 fF, 0.75 pF, and 0.75 pF, respectively. If we assume that all over-lapped capacitances are negligible, eq. (2) can be simplified as
A reduced T3 gate voltage (V B OFF ) will be hold in C ST1 and C ST2 and it will continuously turn on T3 during the OFFstate. Since gate bias of T3 (V B ON ) is reduced to V B OFF by the ratio of cascaded capacitor, a scaled-down data current (I OLED OFF ) will flow through OLED, shown as the dashed line in Fig. 1(a) . Consequently, when a very large data current (I DATA ) can be used to charge the pixel electrode to shorten the pixel programming time, a smaller driving current (I OLED OFF ) can be achieved for lower gray scales at the same time.
Device Parameter Extraction
Synopsis H-SPICE simulation tool with the Rensselaer Polytechnic Institute (RPI) Troy, NY, a-Si:H TFT and diode models 10, 11) were used to simulate the device characteristics and evaluate the proposed pixel electrode circuit. The a-Si:H TFT parameters developed within our group were used in this simulation, 3) and we measured the transfer characteristics of the fabricated a-Si:H TFT for different drain bias (0.1 and 10 V) by sweeping the gate bias from À10 to 25 V. Then, we simulated the measured transfer curves of a-Si:H TFT for each condition by H-SPICE.
12) The resulted transfer characteristics of a-Si:H TFT are shown in Fig. 2(a) . To simulate the behavior of OLED, the conventional semiconductor diode model with the parameters extracted from organic polymer light-emitting diode (PLED) fabricated in our laboratory was used. The electrical property (current versus voltage) of PLED is shown in Fig. 2 (b) and its opto- electrical properties are described in our previous research. 13) Since the opto-electrical behaviors of white PLED is different from the normal semiconductor diode, two semiconductor diode (D 1 and D 2 ) with series resistors (R S1 and R S2 ) were used in parallel connection to fit the measured data of white PLED, and its equivalent circuit for the simulation is given in the insert. The a-Si:H TFTs and OLED parameters used for this pixel electrode circuit simulation are given in Table I .
Simulated Electrical Properties of the Proposed Pixel
The proposed current-scaling pixel electrode circuit was evaluated by H-SPICE and an example of waveforms is shown in Fig. 1(b) . In this specific case, in ON-state, the voltage at node B is set to appropriate level to allow I DATA of 1 mA to pass through T3 and T4 while V SCAN and V DD are hold at 25 and 18 V, respectively. The time for ON-and OFF-state was set to 0.33 and 33 ms, respectively. To investigate the current scaling ratio of the proposed pixel electrode circuit, we changed the I DATA from 0.2 to 5 mA and measured the corresponding I OLED ON and I OLED OFF flowing through the diode for different ratios of cascaded-capacitors. In ON-state, the I OLED ON is identical to the data current (I DATA ), Fig. 3(a) . When the pixel circuit operates in OFFstate, the diode current (I OLED OFF ) is scaled-down by the ratio of cascade capacitor as discussed above and in our previous paper. 4) From Fig. 3(b) , it is obvious that the larger C ST2 =C ST1 results in significant decrease of the I OLED OFF at lower I DATA . However, as shown in the figure, too large ratio of C ST2 =C ST1 (> 1=6) can result in the saturation of I OLED OFF , which eventually can deteriorate the current scaling function.
Since the OLED current value is different during ON-and OFF-state, we define the average OLED current (I AVE ) during one frame time,
where t ON and t OFF is the ON-and OFF-period during the frame time, respectively. The variation of I AVE versus I DATA in one frame period ( 
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ratios is shown in Fig. 3(c) . Since the OFF-state period is much longer than ON-state, though I OLED OFF is very small during OFF-state, it can reduce the I AVE even if the I OLED ON (¼ I DATA ) is large. For example, the pixel electrode circuit can generate I AVE ranging from 2.4 nA to 2.1 mA while I DATA swept from 0.2 to 5 mA. Therefore, during one frame time, we can achieve very wide range of OLED current levels by supplying high data current levels. The evolution of the scaling ratio (R SCALE ¼ I OLED ON = I OLED OFF ) for different ratios of C ST2 =C ST1 as a function of I DATA is shown in Fig. 4(a) . In this figure, we can see that for C ST2 =C ST1 ¼ 1=8, R SCALE decreases from 16190 to 2.35 as I DATA increases from 0.2 to 5 mA, and an ideal non-linearity of R SCALE can be achieved; e.g., a very high R SCALE at low I DATA levels (low gray scales) and a low R SCALE at high I DATA levels (high gray scales) can be produced. The variation of R SCALE with the C ST2 =C ST1 is also shown in Fig. 4(b) . The simulated results show that for fixed I DATA , R SCALE increases as C ST2 increase from 30 to 90 fF, corresponding to an increase of C ST2 =C ST1 from 1/12 to 1/4. For constant C ST2 =C ST1 , R SCALE increases as I DATA decreases as shown in Fig. 4(a) . Therefore, for a fixed ratio of C ST2 =C ST1 determined from the pixel electrode circuit design, we can expect certain range of the output OLED current.
Comparison with Other Pixel Electrode Circuits
To demonstrate the current-scaling function of the pixel electrode circuit in comparison with both the conventional current-mirror 5) and cascade capacitor current-scaling pixel electrode circuits, 4) we simulated all three pixel electrode circuits using H-SPICE, and measured I OLED OFF as a function of I DATA for each pixel electrode circuit as shown in Fig. 5 . While the conventional current-mirror pixel circuit showed only a fixed current-scaling by the ratio of T4/T3 over given I DATA range, the cascade capacitor currentscaling and the proposed current-scaling pixel electrode circuits showed non-linear current-scaling function for variable current-scaling ratio depending on I DATA . When I DATA varies from 0.2 to 5.0 mA, the proposed cascadedcapacitor pixel circuit with the ratio of C ST2 =C ST1 ¼ 1=8 can provide I OLED OFF ranging from 1:7 Â 10 À5 to 1.7 mA. Hence much wider range of I OLED OFF levels can be achieved by this circuit in comparison with the conventional current-mirror pixel circuit (3:0 Â 10 À2 to 1.0 mA). And slightly wider range is obtained in comparison with the cascade capacitor current-scaling pixel circuit (8:8 Â 10 À5 to 2.0 mA).
Influence of Threshold Voltage Variation
To investigate the influence of the threshold voltage (V TH ) variation of T3 and T4 on pixel circuit performance, various threshold voltage deviations [ÁV TH ¼ V TH (after stress) À V TH (initial)] have been used in pixel circuit simulation based on the experimental results reported previously. 3) In the H-SPICE a-Si:H TFT model, the threshold voltage is intentionally varied from 0 to 5 V, and it is applied to our a-Si:H TFT model to be used in the pixel circuit simulation. ÁV TH is used to estimate the influence of ÁV TH on the performance of pixel circuit. For C ST2 =C ST1 ¼ 1=6, the variation of the I OLED OFF with ÁV TH can be defined by,
The variation of I OLED OFF as a function of ÁV TH is shown in Fig. 6(b) . As ÁV TH increases, ÁI OLED OFF also increases from around 4 to 25% when I OLED OFF is higher than 1.0 mA. In ideal case, I OLED OFF of T3 operation in deep saturation regime is independent of ÁV TH . However, since the transconductance of T3 decreases with the increase of ÁV TH , the drain voltage at T3 decreases as the ÁV TH increases, resulting in the decrease of I OLED OFF caused by the channel length modulation effect. Substantial increases of ÁI OLED OFF when I OLED OFF is lower than 100 nA is due to the influence of charge injection of switching T2 on V B ON . Since a small V B ON will result from a low driving current I DATA at low gray scales, the charge carrier released from T2, when T2 is turned off, can reduce the V B ON . The variation of V B ON becomes large when the data current is small since the charge injection effect becomes larger at lower drain voltages. In other words, when the driving transistor (T3) operates just above the V TH for expressing low gray scales, even small V TH shift of TFT can lead to a large change of I OLED OFF . As shown in Fig. 6(c) , when large C ST2 =C ST1 is used, a significant variation of ÁI OLED OFF at low gray scales is observed in comparison to C ST2 =C ST1 ¼ 0. Therefore, smaller storage capacitor is needed to suppress the effect of T2 charge injection. From our data shown in Figs. 4(b) and 6(c), we can conclude that a large C ST2 =C ST1 can achieve a high R SCALE but also result in a large ÁI OLED OFF .
Influence of Device Spatial Mismatch and Temperature
Mismatch of TFT geometric size and its operating temperature can also affect the stability of I OLED OFF . The TFT size mismatch usually can result from device fabrication processes such as over-etching and alignment errors. The heat generated by non-emissive recombination of electron and hole in OLED can also increase the substrate temperature leading to change of the electrical performance of TFTs. From eqs. (1) and (2), the OLED current in OFFstate can be given as
where
ÞÞ. It should be noted that I OLED OFF is sensitive to the spatial mismatch due to the V offset in the second and third terms of eq. (5) while I OLED ON is less affected by this factor. Especially, since T3 and T4 are expected to be identical in the proposed circuit, TFT size mismatch can have critical influence on the pixel circuit performance. If we assume that the T3 width varies from the designed value (W 3 ¼ 150 mm) while the T4 width is fixed, the variation of the I OLED OFF with the T3 width variation (ÁW 3 ) can be defined by eq. (6), and shown in Fig. 7 .
The I OLED OFF changes by AE25% as the T3 width vary from 135 to 165 mm, corresponding to AE10% deviation. Also, according to eq. (5), a higher offset voltage value, associated with a large C ST2 =C ST1 ratio, will introduce greater deviation of I OLED OFF , Fig. 7 . The ÁI OLED OFF for a high gray level is not as large as for a low gray level since a high driving current can reduce the sensitivity of I OLED OFF to the geometric size mismatch.
Since it is well known that the field-effect mobility FE and threshold voltage V TH in a-Si:H TFT can be influenced by device temperature, 14, 15) the increasing temperature will result in higher field-effect mobility and lower threshold voltage thus giving a rise in ÁI OLED OFF . Figure 8(a) shows the simulated transfer curves of a-Si:H TFT at V DS ¼ 30 V when the temperature varies from 20 to 80 C. As shown in the figure, as the temperature increase, the mobility also increases from 0.63 to 0.67 cm 2 /(VÁs) while the threshold voltage decreases from 2.84 to 0.32 V. The variation of the I OLED OFF with the temperature (T) can be defined by eq. (7), and shown in Fig. 8(b) . A higher V offset due to a larger C ST2 =C ST1 ratio can cause an increase of ÁI OLED OFF not only at a low gray level (I OLED ON ¼ 1 mA) but also at a high gray level (I OLED ON ¼ 5 mA) region. It should be mentioned that as the driving current increases, ÁI OLED OFF becomes smaller as a result of lower sensitivity to temperature achieved by a larger I OLED ON . Therefore, we can conclude that though the temperature and the device spatial mismatch have impact on the OLED current, the propose pixel circuit can compensate those deviations within acceptable operating error range (<30%).
Possible Application of the Proposed Pixel Electrode Circuit to AM-OLED
Figures 9(a) and 9(b) present schematic top views and cross-sections of proposed current-mirror with cascade capacitor pixel electrode circuit that can be used for a topanode light emitting AM-OLED. The same sizes of TFTs and capacitors as used in the simulation were taken into consideration in the pixel electrode circuit layout. The pixel electrode circuit array layer can be fabricated by using the normal AM-LCD five-photomask process steps. Then, the planarization layer is deposited before the OLED fabrication. The cathode layer of OLED is made of aluminum (Al) or aluminum alloy coated with the metal thin layer such as magnesium (Mg) or calcium (Ca), and is deposited on top of planarization layer. Then electron-transporting layer (ETL), organic light-emissive layer (EL), and hole-transporting layer (HTL) are deposited successively over cathode electrode. Finally, transparent thin metal oxide (WO 3 or MoO 3 )/ITO or Al bilayer is deposited as an anode to form a top-emission anode OLED structure. 
Conclusions
When a low I DATA is used to express a low gray scale, the conventional current-driven pixel circuit has a problem of slow programming time. On the contrary, when a high I DATA is used to express a high gray scale, the current-mirror circuit has a problem of high power consumption due to a fixed current-scaling ratio. On the contrary, the cascadecapacitor circuit provides the comparable non-linear currentscaling to the proposed circuit but needs an additional control signal line which could complicate the pixel layout and driving scheme. In the proposed circuit, by employing the cascaded-capacitors connected to the driving TFT, we could produce better non-linear scaling-function than the cascade capacitor circuit, which has a high scaling ratio at low current levels and a low scaling ratio at high current levels. Furthermore, the threshold voltage variation of TFTs can also be compensated by the proposed circuit. The effects of device geometric size mismatch and temperature increase on pixel electrode circuit performance were analyzed. It has been concluded that the resulted deviations of the OLED current are within acceptable range for the operation (< 30%). Therefore, using this pixel circuit, we expect to avoid the unnecessary pixel circuit power consumption at high current levels and minimize the programming time at low current levels with the reduced number of signal lines, which are supposed to be ideal characteristics for a highresolution AM-OLED based on a-Si:H TFTs. 
